HUMLISUN CO., LTD
Mil-Spec Electronic Components
Products
Home /Intel /

D2764A

D2764A

  • Part No .:

    D2764A
  • Manufacturer:

    Intel
  • Description:

    IC
  • Remark:

    new origin
  • Last Updated:

    2026/01/03
  • Product Details

Data sheet 


The Intel M2764A is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable readonly memory (EPROM). The M2764A is an advanced version of the M2764 and is fabricated with Intel’s HMOSII-E technology which significantly reduces die size and greatly improves the device’s performance, power consumption, reliability, and producibility. The M2764A also offers reduced power consumption compared to the M2764. The maximum active current is 100 mA while the maximum standby current is only 40 mA. The standby mode lowers power consumption without increasing access time.

Related Tags :

Intel D2764A IC
SEND A MESSAGE
You can contact us any way that is convenient for you. We are available 24/7 via fax, email or telephone.
D2764A
If you have questions or suggestions,please leave us a message,we will reply you as soon as we can!

Related Product

D3625A

D3625A

IC Interface 3625/D3625A1 INTEL memory prog. non volatille KX4=1 DIP

D8031AH

D8031AH

CDIP 40/I°/8-BIT CONTROL-ORIENTED MICROCONTROLLERS

LM10000SDE/NOPB

LM10000SDE/NOPB

Data sheet Physical   Number of Pins 14 Technical   Input Current 500 µA Max Operating Temperature 125 °C Min Operating Temperature -40 °C Operating Supply Current 500 µA Operating Supply Voltage 5.5 V Output Current 59 mA Compliance   Lead Free Lead Free Radiation Hardening No RoHS Compliant AVS System Controller 14-WSON -40 to 125

AT17LV65-10PI

AT17LV65-10PI

Data sheet  Physical   Case/Package PDIP Mount Through Hole Number of Pins 8 Technical   Density 64 kb Frequency 12.5 MHz Interface Serial , 2-Wire Max Operating Temperature 85 °C Max Supply Voltage 5.5 V Memory Size 64 kb Memory Type EEPROM Min Operating Temperature -40 °C Min Supply Voltage 4.5 V The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easyto-use, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20- lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see Table 1-1. The AT17LV series Configurators uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. These devices also support a write-protection mechanism within its programming mode.

AD420ARZ-32

AD420ARZ-32

Data sheet Physical   Case/Package SOIC Contact Plating Tin Number of Pins 24 Technical   Conversion Rate 400 S/s Differential Output No Integral Nonlinearity (INL) 0.012 LSB Interface SPI , Serial Max Input Voltage 4.995 V Max Operating Temperature 85 °C Max Output Voltage 9.5 V Max Power Dissipation 176 mW Max Supply Voltage 32 V Min Input Voltage 5.005 V Min Operating Temperature -40 °C Min Output Voltage 29.5 V Min Supply Voltage 12 V Nominal Supply Current 4.2 mA Number of Bits 16 Number of Channels 1 Number of Converters 1 Number of D/A Converters 1 Number of DAC Channels 1 Number of Outputs 1 Output Type Voltage Polarity Unipolar , Bipolar Reference Voltage 5 V Resolution 16 b Sampling Rate 400 S/s Settling Time 2.5 ms Termination SMD/SMT Dimensions   Height 2.65 mm Length 15.6 mm Width 7.6 mm Compliance   Lead Free Contains Lead REACH SVHC No SVHC Radiation Hardening No RoHS Compliant The AD420 is a complete digital to current loop output converter, designed to meet the needs of the industrial control market. It provides a high precision, fully integrated, low cost single-chip solution for generating current loop signals in a compact 24-pin SOIC or PDIP package. The output current range can be programmed to 4 mA-20 mA, 0 mA-20 mA or an overrange function of 0 mA-24 mA. The AD420 can alternatively provide a voltage output from a separate pin that can be configured to provide 0 V-5 V, 0 V-10 V, ±5 V or ±10 V with the addition of a single external buffer amplifier. The 3.3 M Baud serial input logic design minimizes the cost of galvanic isolation and allows for simple connection to commonly used microprocessors. It can be used in three-wire or asynchronous mode and a serial-out pin is provided to allow daisy chaining of multiple DACs on the current loop side of the isolation barrier. The AD420 uses sigma-delta (SD) DAC technology to achieve 16-bit monotonicity at very low cost. Full-scale settling to 0.1% occurs within 3 ms. The only external components that are required (in addition to normal transient protection circuitry) are three low cost capacitors which are used in the DAC output filter. If the AD420 is going to be used at extreme temperatures and supply voltages, an external output transistor can be used to minimize power dissipation on the chip via the "BOOST" pin. The FAULT DETECT pin signals when an open circuit occurs in the loop. The on-chip voltage reference can be used to supply a precision +5 V to external components in addition to the AD420 or, if the user desires temperature stability exceeding 25 ppm/°C, an external precision reference such as the AD586 can be used as the reference. The AD420 is available in a 24-pin SOIC and PDIP over the industrial temperature range of -40°C to +85°C.

AT17LV256-10JI

AT17LV256-10JI

Data sheet  Physical   Case/Package LCC Mount Surface Mount Number of Pins 20 Technical   Density 256 kb Frequency 12.5 MHz Interface Serial , 2-Wire Max Operating Temperature 85 °C Max Supply Voltage 5.5 V Memory Size 256 kb Memory Type EEPROM Min Operating Temperature -40 °C Min Supply Voltage 4.5 V Nominal Supply Current 10 mA Compliance   Lead Free Contains Lead RoHS Compliant The AT17LV series FPGA Configuration EEPROMs (Configurators) provide an easyto-use, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17LV series device is packaged in the 8-lead LAP, 8-lead PDIP, 8-lead SOIC, 20- lead PLCC, 20-lead SOIC, 44-lead PLCC and 44-lead TQFP, see Table 1-1. The AT17LV series Configurators uses a simple serial-access procedure to configure one or more FPGA devices. The user can select the polarity of the reset function by programming four EEPROM bytes. These devices also support a write-protection mechanism within its programming mode. The AT17LV series configurators can be programmed with industry-standard programmers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable.

DDC101U

DDC101U

Data sheet Physical   Case/Package SOIC Mount Surface Mount Number of Pins 24 Technical   Conversion Rate 15 kS/s Dual Supply Voltage 5 V Interface SPI , Serial Max Dual Supply Voltage 5.25 V Max Operating Temperature 85 °C Min Dual Supply Voltage 4.75 V Min Operating Temperature -40 °C Number of A/D Converters 1 Number of Analog Inputs 1 Number of Bits 20 Number of Channels 1 Number of Converters 1 Number of Elements 1 Polarity Bipolar , Unipolar Resolution 20 b Sampling Rate 15 kS/s Supply Type Dual , Analog , Digital Compliance   Lead Free Lead Free Radiation Hardening No RoHS Compliant 20-BIT ANALOG-TO-DIGITAL CONVERTER The DDC101 is a precision, wide dynamic range, charge digitizing A/D converter with 20-bit resolution. Lowlevel current output devices, such as photosensors, can bedirectly connected to its input. The most stringent accuracy requirements of many unipolar output sensor applications occur at low signal levels. To meet this requirement, Burr-Brown developed the adaptive delta odulation architecture of the DDC101 to provide linearly improving noise and linearity errors as the input signal level decreases. The DDC101 combines the functions of current-to-voltage conversion, integration, input programmable gain amplification, A/D conversion, and digital filtering to produce precision, wide dynamic range results. The input signal can be a low level current connected directly into the unit or a voltage connected through a user selected resistor. Although the DDC101 is optimized for unipolar signals, it can also accurately digitize bipolar input signals. The patented delta modulation topology combines charge integration and digitization functions. Oversampling and digital filtering reduce system noise dramatically. Correlated Double Sampling (CDS) captures and eliminates steady state and conversion cycle dependent offset and switching errors that are not eliminated with conventional analog circuits. The DDC101 block diagram is shown below. During conversion, the input signal is collected on the Internal integration capacitance for a user determined integration period. A high precision, autozeroed comparator samples the analog input node. Tracking logic updates the internal high resolution D/A converter at a 2MHz rate to maintain the analog input at virtual ground. A user programmable digital filter oversamples the tracking logic’s output. The digital filter passes a low noise, high resolution digital output to the serial I/O register. The serial outputs of multiple DDC101 units can be easily connected together in series or parallel if desired to minimize interconnections.

CD4050BF3A

CD4050BF3A

Data sheet Physical   Case/Package CDIP Contact Plating Tin , Lead Mount Through Hole Number of Pins 16 Technical   High Level Output Current -5.2 mA Logic Function Buffer Low Level Output Current 26 mA Max Operating Temperature 125 °C Max Supply Voltage 20 V Min Operating Temperature -55 °C Min Supply Voltage -500 mV Number of Bits 6 Number of Channels 6 Number of Elements 6 Number of Inputs 6 Number of Outputs 6 Polarity Non-Inverting Propagation Delay 140 ns Quiescent Current 20 µA Turn-On Delay Time 140 ns Compliance   Lead Free Contains Lead Radiation Hardening No RoHS Compliant CMOS Hex Non-Inverting Buffer/Converter 16-CDIP -55 to 125

MAX354CWE

MAX354CWE

Data sheet Physical   Case/Package SOIC Contact Plating Tin Mount Surface Mount Number of Pins 16 Technical   High Level Output Current 30 mA Logic Function Multiplexer Max Dual Supply Voltage 18 V Max Operating Temperature 70 °C Max Power Dissipation 762 mW Max Supply Voltage 36 V Min Dual Supply Voltage 4.5 V Min Operating Temperature 0 °C Min Supply Voltage 4.5 V Number of Channels 1 Number of Circuits 1 On-State Resistance 350 Ω Operating Supply Current 300 µA Operating Supply Voltage 28 V Propagation Delay 250 ns Supply Type Single , Dual Throw Configuration DPST Turn-Off Delay Time 200 ns Turn-On Delay Time 250 ns Dimensions   Height 2.35 mm Length 10.5 mm Width 7.6 mm Compliance   Lead Free Lead Free REACH SVHC Unknown Radiation Hardening No RoHS Compliant The MAX354/MAX355 fault-protected multiplexers (muxes) use a series N-channel, P-channel, N-channel structure that protects the devices from overvoltage up to 40V beyond the supply rails during power-up, powerdown, and fault conditions. The MAX354/MAX355 also protect sensitive circuit components against voltages near or beyond the normal supplies. The MAX354 single 8-channel mux and the MAX355 dual 4-channel mux protect analog signals while operating from a single 4.5V to 36V supply or ±4.5V to ±18V dual supplies. These muxes have 350Ω on-resistance and can be used for demultiplexing as well as multiplexing. Input leakage current is less than 0.5nA at +25°C and less than 5nA at +85°C. All digital inputs have 0.8V and 2.4V logic thresholds, ensuring both TTL and CMOS logic compatibility without pull-up resistors. Break-before-make operation is guaranteed and power consumption is less than 1.5mW. Applications  Data-Acquisition Systems  Industrial and Process Control  Avionics ATE Equipment  Signal Routing  Redundant/Backup Systems

TPS659110A2ZRCR

TPS659110A2ZRCR

Data sheet  Physical   Case/Package BGA Mount Surface Mount Number of Pins 98 Technical   Max Operating Temperature 85 °C Min Operating Temperature -40 °C Dimensions   Length 9 mm Compliance   Lead Free Lead Free Radiation Hardening No RoHS Compliant Integrated Power Management IC (PMIC) w/ 4 DC/DCs, 9 LDOs and RTC 98-BGA MICROSTAR JUNIOR -40 to 85

UC1875J/883B

UC1875J/883B

Data sheet Physical   Case/Package J Number of Pins 20 Technical   Max Operating Temperature 125 °C Max Supply Voltage 20 V Min Operating Temperature -55 °C Number of Outputs 4 Output Current 500 A Switching Frequency 1 MHz Compliance   Lead Free Contains Lead Radiation Hardening No RoHS Compliant

LM139AJ/883

LM139AJ/883

Data sheet Physical   Case/Package CDIP Contact Plating Tin , Lead Mount Through Hole Number of Pins 14 Technical   Common Mode Rejection Ratio 60 dB Input Bias Current 1 nA Input Offset Voltage (Vos) 2 mV Max Dual Supply Voltage 15 V Max Operating Temperature 125 °C Max Power Dissipation 1.2 W Max Supply Voltage 30 V Min Dual Supply Voltage 2.5 V Min Operating Temperature -55 °C Min Supply Voltage 5 V Nominal Supply Current 2 mA Number of Channels 4 Number of Elements 4 Output Current 16 mA Power Dissipation 1.2 W Power Supply Rejection Ratio (PSRR) 60 dB Response Time 5 µs Voltage Gain 93.98 dB Compliance   Lead Free Contains Lead Radiation Hardening No RoHS Compliant Low Power Low Offset Voltage Quad Comparator 14-CDIP -55 to 125 Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic— where the low power drain of the LM139/LM139A is a distinct advantage over standard comparators.

chat now please click here for inquiry
If you have questions or suggestions,please leave us a message,we will reply you as soon as we can!